


# PINE TRAINING ACADEMY



## Course Module

YOUR CAREER, OUR PASSION

6 Month Certified Course In FPGA  
System Design.

### Address

D-557, Govindpuram,  
Ghaziabad, U.P., 201013,  
India

+91 9999 0 37484


vaibhav.mishra@pinetrainin  
gacademy.com



Pine Training Academy

4/18/2014

# Certified Course in FPGA SYSTEM Design



## **Highlights**

- Digital Logic Fundamental.
- Advanced FPGA architecture & Latest Xilinx Tools Flow like PlanAhead Vivado for Logic Design.
- Hardware Programming Language – VHDL.
- Software Programming Language – C and Xilinx Embedded C.
- Introduction of Xilinx Based Semiconductor Application and detail study.
- Introduction to ZYNQ and Xilinx Tools like Vivado System Edition for Embedded Design.
- Advanced Embedded System on ZYNQ.
- Basic of Embedded Linux and Writing Device drivers.
- Development of Embedded Linux System on ZYNQ.
- Development of FPGA based Signal Processing System Design using Xilinx System Generator.
- Development of FPGA based Communication System Design and Image Processing using Xilinx System Generator.
- Industrial Projects.
- Test and Interview Series after completion of every module.
- Visit from Industry.
- Personality Development program and preparation of Interview and Resume.

## Main Syllabus

<b>FPGA SYSTEM DESIGN.</b>		
<b>Main Module</b>	<b>FPGA LOGIC System Design.</b>	<b>Duration</b>
<b>Module -1</b> Digital System Design.	<ul style="list-style-type: none"> <li>❖ Digital System Design:-               <ul style="list-style-type: none"> <li>• Introduction to Digital System.                   <ul style="list-style-type: none"> <li>○ Number System</li> <li>○ Digital Logic Levels</li> </ul> </li> <li>• Digital Logic Circuits.                   <ul style="list-style-type: none"> <li>○ Combinational Logic Circuit.</li> <li>○ Sequential Logic Circuit.</li> </ul> </li> <li>• Schematics Entry.</li> <li>• FSM.</li> <li>• Timing Fundamental.</li> <li>• Assignment of Industrial Project.</li> <li>• Test and Interview Series.</li> </ul> </li> </ul>	2 Week.
<b>Module -2</b> Introduction of FPGA and Its Resources.	<ul style="list-style-type: none"> <li>❖ FPGA: - Xilinx Spartan 6/Virtex 6 Basic FPGA Architecture.               <ul style="list-style-type: none"> <li>• CLB.</li> <li>• Routing.</li> <li>• LUT.</li> <li>• Slices.</li> <li>• Wide Multiplexer.</li> <li>• Carry Logic.</li> <li>• Flip Flop and Latches.</li> <li>• CLB Control Signal.</li> <li>• Slices.</li> <li>• I/O Bank Structure.</li> <li>• I/O Versatility.</li> <li>• I/O Electrical.</li> <li>• IOB Element.</li> <li>• IOB Logical Resources.</li> <li>• Global and I/O Clock network (Spartan 6).</li> <li>• Clock buffer and their connection to I/O Resources.</li> <li>• DCM capabilities (Spartan 6).</li> <li>• CMT/PLL (Virtex 6).</li> <li>• Distributes, FIFO and block Memory Resources (Spartan 6/ Virtex 6).</li> <li>• Memory Controller Block (Spartan 6).</li> </ul> </li> </ul>	1 Week.

	<ul style="list-style-type: none"> <li>• Configuration.</li> <li>• DSP Slices.</li> <li>• High Speed Transceivers.</li> <li>• PCI Express.</li> <li>• TEMAC</li> <li>• System Monitor.</li> <li>❖ Exposure of Xilinx Development Board:- <ul style="list-style-type: none"> <li>• Spartan 6 SP601/SP605 <ul style="list-style-type: none"> <li>➤ Interface :- <ul style="list-style-type: none"> <li>○ UART.</li> <li>○ JTAG.</li> <li>○ FLASH SPI/BPI.</li> <li>○ DIP Switch.</li> <li>○ Configuration Mode.</li> <li>○ LED.</li> <li>○ LCD.</li> <li>○ Seven Segment.</li> <li>○ USB.</li> <li>○ FMC.</li> <li>○ Ethernet.</li> <li>○ PCI.</li> <li>○ SMA.</li> <li>○ SFP.</li> </ul> </li> </ul> </li> </ul> </li> <li>• Test and Interview.</li> </ul>	
<b>Module – 3</b> <b>VHDL.</b>	<ul style="list-style-type: none"> <li>❖ Overview of VHDL. <ul style="list-style-type: none"> <li>• Introduction.</li> <li>• Code Structure.</li> <li>• Entity.</li> <li>• Architecture.</li> <li>• Predefined Packages.</li> <li>• Port Declaration.</li> <li>• Types of Modelling. <ul style="list-style-type: none"> <li>• Data Flow Modelling.</li> <li>• Structural Modelling.</li> <li>• Behavioural Modelling.</li> <li>• Mixed Modelling.</li> </ul> </li> </ul> </li> <li>❖ Basic Language Construct. <ul style="list-style-type: none"> <li>• Data Objects.</li> <li>• Data Types. <ul style="list-style-type: none"> <li>○ Sub-type.</li> <li>○ Scalar type.</li> <li>○ Composite Types.</li> <li>○ Access Types.</li> <li>○ Incomplete Type.</li> </ul> </li> </ul> </li> </ul>	3 Week.

	<ul style="list-style-type: none"> <li>○ File type.</li> <li>● Operators. <ul style="list-style-type: none"> <li>○ Logical Operators.</li> <li>○ Relational Operators.</li> <li>○ Arithmetic Operators.</li> <li>○ Miscellaneous Operators.</li> </ul> </li> <li>❖ Data Flow Modelling. <ul style="list-style-type: none"> <li>● Concurrent Signal Assignment.</li> <li>● Delta Delay &amp; Multiple drivers.</li> <li>● Conditional signal assignment: When-else etc.</li> <li>● Select signal Assignment: with-select.</li> <li>● Block Statement.</li> <li>● Concurrent Assertion Statement.</li> </ul> </li> <li>❖ Behavioural Modelling. <ul style="list-style-type: none"> <li>● Process Statement.</li> <li>● Variable &amp; Signal Assignment Statement.</li> <li>● Wait, If, Case, Null, Loop, Exit &amp; Next Statement.</li> <li>● Assertion Statement.</li> <li>● Signal Delays. <ul style="list-style-type: none"> <li>○ Inertial Delay.</li> <li>○ Transport Delay.</li> </ul> </li> <li>● Multiple process &amp; shared variable.</li> </ul> </li> <li>❖ Structural Modelling. <ul style="list-style-type: none"> <li>● Component declaration.</li> <li>● Component Instantiation.</li> <li>● Resolving Signal Values.</li> </ul> </li> <li>❖ Generic &amp; Configurations. <ul style="list-style-type: none"> <li>● Generics.</li> <li>● Configuration.</li> <li>● Configuration Specification.</li> <li>● Configuration Declaration.</li> </ul> </li> <li>❖ Subprograms &amp; Overloading. <ul style="list-style-type: none"> <li>● Subprograms. <ul style="list-style-type: none"> <li>○ Functions.</li> <li>○ Procedure.</li> <li>○ Declarations.</li> </ul> </li> <li>● Subprogram Overloading.</li> <li>● Operator Overloading.</li> </ul> </li> <li>❖ Package and Libraries. <ul style="list-style-type: none"> <li>● Package declaration.</li> <li>● Package Body.</li> <li>● Design Libraries.</li> <li>● Design File.</li> </ul> </li> </ul>	
--	---	--

	<ul style="list-style-type: none"> <li>• Order of design.</li> <li>❖ Advanced Features of VHDL. <ul style="list-style-type: none"> <li>• Entity Statement.</li> <li>• Generate Statement.</li> <li>• Aliases.</li> <li>• Type Conversions.</li> <li>• Guarded Signal.</li> <li>• Attributes. <ul style="list-style-type: none"> <li>○ User Defined Attributes.</li> <li>○ Pre-Defined Attributes.</li> </ul> </li> </ul> </li> <li>❖ Aggregate.</li> <li>❖ Simulation and Test bench. <ul style="list-style-type: none"> <li>• SDF based simulation.</li> <li>• Writing a Test – bench.</li> </ul> </li> <li>❖ Test and Interview Series.</li> </ul>	
<p><b>Module– 4</b> FPGA Design Flow – ISE Vivado.</p>	<ul style="list-style-type: none"> <li>❖ Design technique :- <ul style="list-style-type: none"> <li>• Simulation. <ul style="list-style-type: none"> <li>➤ ISIM.</li> </ul> </li> <li>• Synthesis. <ul style="list-style-type: none"> <li>➤ Pre- Synthesis Simulation.</li> <li>➤ Post Synthesis Simulation.</li> <li>➤ Synthesis Technique.</li> <li>➤ Analysis of Report.</li> </ul> </li> <li>• PlanAhead- ISE. <ul style="list-style-type: none"> <li>➤ UCF- I/O Planning.</li> <li>➤ Timing Constraint.</li> </ul> </li> <li>• Implementation. <ul style="list-style-type: none"> <li>➤ Translation. <ul style="list-style-type: none"> <li>○ Post Translation Simulation.</li> </ul> </li> <li>➤ Mapping. <ul style="list-style-type: none"> <li>○ Post Mapping Simulation.</li> </ul> </li> <li>➤ Placement and Routing. <ul style="list-style-type: none"> <li>○ Post Placement and Routing Simulation.</li> </ul> </li> <li>➤ Implementation Technique and Analysis of Report at each stage.</li> </ul> </li> <li>• Programing. <ul style="list-style-type: none"> <li>➤ FPGA Programming.</li> <li>➤ FLASH Programming.</li> </ul> </li> <li>• Project work Continue.</li> <li>• Test and Interview Series.</li> </ul> </li> </ul>	<p>3 days of Week.</p>

<p><b>Module-5</b> Tools Technique ISE/Vivado.</p>	<p>❖ Understanding and Practical Exposure on Tools:-</p> <ul style="list-style-type: none"> <li>• Coregen/IP catalogue.</li> <li>• Chipscope all type.</li> <li>• PlanAhead. <ul style="list-style-type: none"> <li>➤ Area Planning.</li> <li>➤ Floor Planning.</li> <li>➤ I/O Planning.</li> </ul> </li> <li>• Design Goal and Strategies.</li> <li>• Smart Guide.</li> <li>• Timing Analysis. <ul style="list-style-type: none"> <li>➤ SDC Constraint using Vivado.</li> </ul> </li> <li>• FPGA Editor.</li> <li>• Power Analyzer.</li> <li>• Smart Xplorer.</li> <li>• iMPACT.</li> <li>• Test and Interview Series.</li> </ul>	<p>4 days of Week.</p>
<p><b>Module-6</b> FPGA Advanced Technology.</p>	<p>❖ Advanced Study on FPGA Technology.</p> <ul style="list-style-type: none"> <li>• I/O Technology- MGT/Rocket IO.</li> <li>• Networking-Ethernet.</li> <li>• Interconnect -PCI.</li> <li>• General- FIFO, BRAM.</li> </ul> <p>❖ Schematics Design.</p> <ul style="list-style-type: none"> <li>• Digital and Analog design concepts.</li> <li>• Schematic symbol creation in Orcad.</li> <li>• Schematic creation and netlisting in Orcad.</li> <li>• Bill of Materials Creation.</li> </ul> <p>❖ Layout Design</p> <ul style="list-style-type: none"> <li>• Footprint Creation in Allegro.</li> <li>• Placement concepts in board.</li> <li>• Basic routing concepts.</li> <li>• Constraint management.</li> <li>• Gerber Creation.</li> </ul>	<p>2 week.</p>



<b>FPGA Embedded System Design</b>		
<b>Module – 7</b> FPGA Embedded Architecture.	<ul style="list-style-type: none"> <li>❖ Embedded System. <ul style="list-style-type: none"> <li>• Introduction to Embedded System.</li> <li>• Component of Embedded System.</li> <li>• Embedded Processor.</li> </ul> </li> <li>❖ Embedded Support on FPGA <ul style="list-style-type: none"> <li>• Hard/Soft IPs.</li> <li>• Dedicated hard IPs on FPGA. <ul style="list-style-type: none"> <li>• BRAM, PCI, Ethernet</li> </ul> </li> </ul> </li> <li>❖ ZYNQ Architecture. <ul style="list-style-type: none"> <li>• Introduction to ZYNQ.</li> <li>• Programmable Logic.</li> <li>• Programmable System.</li> <li>• ARM Cortex A9 architecture.</li> <li>• PS-PL Inter-connection.</li> </ul> </li> <li>❖ Xilinx Tools for Embedded Design. <ul style="list-style-type: none"> <li>• Embedded Design Flow.</li> <li>• EDK/SDK tool flow.</li> <li>• EDK project creation.</li> <li>• IP Catalogue.</li> <li>• Custom IP integration.</li> </ul> </li> <li>❖ Example/exercise on EDK tools flow on SP605.</li> <li>❖ Test and Interview Series.</li> </ul>	2 week.
<b>Module – 8</b> Embedded C programming for FPGA.	<ul style="list-style-type: none"> <li>❖ C programming Steps. <ul style="list-style-type: none"> <li>• Introduction to cross compilation.</li> <li>• Assembler.</li> <li>• Memory segmentation.</li> <li>• Linkers &amp; executable.</li> </ul> </li> <li>❖ Elements of C programming (review). <ul style="list-style-type: none"> <li>• Data types.</li> <li>• Function.</li> <li>• Controls.</li> <li>• Loops.</li> <li>• Structure.</li> <li>• File handling.</li> </ul> </li> <li>❖ Xilinx C libraries for FPGA. <ul style="list-style-type: none"> <li>• Data types.</li> <li>• Function.</li> <li>• Controls</li> <li>• Loops</li> <li>• Structure &amp; file handling.</li> <li>• Test and Interview Series.</li> </ul> </li> </ul>	3 week.

<b>Module – 9</b> Embedded System on ZYNQ.	<ul style="list-style-type: none"> <li>❖ Project Creation in EDK/SDK.</li> <li>❖ Custom IP and integration lab</li> <li>❖ Device Drivers.</li> <li>❖ Example/Exercise on ZYNQ.</li> <li>❖ Debugging/Profiling of C application</li> </ul>	1 week.
<b>Module –10</b> Embedded Linux on ZYNQ.	<ul style="list-style-type: none"> <li>❖ Introduction to Embedded Linux.             <ul style="list-style-type: none"> <li>• Embedded Linux system architecture</li> <li>• Linux Kernel Architecture.</li> <li>• Memory Organization.</li> <li>• File system.</li> <li>• Linux Start Sequence.</li> <li>• BSPs.</li> </ul> </li> <li>❖ Embedded Linux Porting Concepts.             <ul style="list-style-type: none"> <li>• Cross-Compilation &amp; GNU cross tool chains.</li> <li>• Porting Road map.</li> <li>• U-boot.</li> <li>• Various format of kernel Image.</li> </ul> </li> <li>❖ Embedded Linux on ZYNQ.             <ul style="list-style-type: none"> <li>• Storage support on ZYNQ.</li> <li>• Booting option for ZYNQ.</li> <li>• Exercise on porting Linux on ZYNQ.</li> </ul> </li> </ul>	4 week.
<b>FPGA DSP System Design</b>		
<b>Module –11</b> Introduction to DSP Tools and Data Types.	<ul style="list-style-type: none"> <li>• Introduction of Matlab and Simulink.</li> <li>• FPGAs for DSP.</li> <li>• Introduction to System Generator.</li> <li>• Simulink Basics.</li> <li>• Arithmetic Operations.</li> <li>• Fixed Point Format-Signed and Unsigned (with or without binary point).</li> <li>• Gateway In &amp; Out.</li> <li>• Saturation and Wrap in fixed point numbers.</li> <li>• Applications of Round and Truncate in fixed point while arithmetic operations.</li> <li>• Hardware Cost of Saturation, Wrap, Round and Truncation.</li> <li>• Addition, Subtraction, Multiplication, Division, Scaling and Shifting.</li> <li>• Complex arithmetic- Complex multiplication, conjugate etc.</li> <li>• Test and Interview Series.</li> </ul>	Weekend 2-DAYS.

<p><b>Module –12</b></p> <p>Block sets Library</p>	<ul style="list-style-type: none"> <li>• Library Overview</li> <li>• Use of blocks available inside Xilinx Block sets' Library- Basic blocks.</li> <li>• Handshaking blocks- FIFO, BLOCK RAM etc.</li> <li>• Signal Processing Blocks- FFT, FIR etc.</li> <li>• Data storing blocks- ROM.</li> <li>• Black Box- HDL import.</li> <li>• CORDIC</li> <li>• Arithmetic Functions in Circular Co-ordinates.</li> <li>• Implementations.</li> <li>• CORDIC Compiler.</li> <li>• Test and Interview Series.</li> </ul>	<p>Weekend 2-DAYS.</p>
<p><b>Module –13</b></p> <p>Single Rate &amp; Multi- Rate Filtering</p>	<ul style="list-style-type: none"> <li>• FIR &amp; IIR Filtering</li> <li>• Sampling, Sub-Sampling, Nyquist-Criterion, Mixing, Quadrature Modulator &amp;I-Q.</li> <li>• Single Rate and Multi-Rate Filters, MAC filters.</li> <li>• Interpolation and Decimation.</li> <li>• Difference between Up sampling, Interpolation, Down sampling and Decimation.</li> <li>• Half- Band Filters and its implementation.</li> <li>• Interpolation FIR filter and its implementation using FDA Tool.</li> <li>• Decimation FIR Filter- with various windowing techniques and its implementation using FDA Tool.</li> <li>• Poly-Phase Filters.</li> <li>• IIR Filter and its implementation using FDA Tool.</li> <li>• Effects of Quantization and importance of ENOB.</li> <li>• LOW PASS CASCADED INTEGRATED COMB (CIC) FILTERS.</li> <li>• Brief Overview of Decimation and Interpolation.</li> <li>• CIC Filters Theory and its Construction.</li> <li>• Interpolation and Decimation with CIC.</li> <li>• CIC Compiler.</li> <li>• Compensation FIR Filter.</li> <li>• Test and Interview Series.</li> </ul>	<p>Weekend and weekdays 3-DAYS.</p>

<b>Module -14</b> Signal Generation within FPGA.	<ul style="list-style-type: none"> <li>● NUMERICALLY CONTROLLED OSCILLATOR (NCO).</li> <li>● Look Up Table Technique.</li> <li>● DDS Compiler and Phase Truncation techniques.</li> <li>● Sine wave generation using DDS Compiler.</li> <li>● Applications.</li> <li>● Test and Interview Series.</li> </ul>	Weekend 2-DAYS.
<b>Module –15</b>  MODEM DESIGN USING DSP.	<ul style="list-style-type: none"> <li>● INTRODUCTION TO ANALOG AND DIGITAL COMMUNICATION.</li> <li>● Analog modulation schemes.</li> <li>● Analog Transmitter- AM-SSB/AM-DSB/FM.</li> <li>● Analog Receiver- AM-SSB/AM-DSB/FM.</li> <li>● Basic Modulation Schemes like PSK, FSK, QAM, OFDM etc.</li> <li>● PSK based Modulator.</li> <li>● Pulse Shaping and Matched Filtering and its implementation.</li> <li>● PSK based Demodulator.</li> <li>● Communication Link.</li> <li>● Channels and Channel Equalization.</li> <li>● Eb/No Vs BER plots for PSK schemes.</li> <li>● Test and Interview Series.</li> </ul>	Weekend and weekdays 3-DAYS.
<b>Module –16</b>  DIGITAL UPCONVER SION & DOWNCON VERSION.	<ul style="list-style-type: none"> <li>● DUC &amp; DDC DESIGN IN SYSTEM GENERATOR.</li> <li>● Digital Up Convertors and Digital Down Convertors.</li> <li>● Implementation Using either FIR filters or CIC filters,</li> <li>● SNR improvement in DDC.</li> <li>● Test and Interview Series.</li> </ul>	Weekend 2-DAYS.
<b>Module –16</b>  HARDWAR E CO-SIM.	<ul style="list-style-type: none"> <li>● HARDWARE CO-SIM &amp; USE OF CHIPSCOPE ANALYZER.</li> <li>● Analyze Design using Timing and Power Report.</li> <li>● Creating HDL.</li> <li>● Creating NGC.</li> <li>● Creating Bit stream.</li> <li>● Analyze Complete Design using CHIPSCOPE ANALYZER.</li> <li>● Hardware Co-Simulations.</li> <li>● Test and Interview Series.</li> </ul>	Weekend 2-DAYS.

**Batch Start:** 28<sup>nd</sup> July, 2014.

**Date of Written Test:** 22<sup>th</sup> July, 2014.

**Declaration of Written Test Result:** 23<sup>rd</sup> July 2014.

**Date for Interview:** 24<sup>th</sup>, 25<sup>th</sup> July 2014.

**Declaration of Interview result:** 26<sup>th</sup> July 2014.

**Date of Registration:** 28<sup>th</sup> July 2014.

**Batch Size:** 20 seats.

**Duration:** 6 month, 5 Days in a week, 6-8 hrs. Per day\*\*\*.

**Eligibility Criteria:**

1. B.E. or B. Tech /M.Tech with Average 60 % from E & C, E & I, E & E, Computer Science .
2. Written Test and Personal /Technical Interview.

**Written test and interview based on both objective and subjective:**

1. Basic Analog and Digital Electronics and Engineering Subject.
2. Aptitude Verbal and Non-Verbal.

**Perquisite:-**

1. Knowledge of Basic Digital System.
2. Knowledge of Basic C, MCU, MPU, Matlab/Simulink and ARM (Optional).

**Required:-**

LAPTOP: – With Minimum Configuration DUAL CORE or i3 or i5 Processor, 2/4 GB DDR3, 500 HDD with window XP or Window 7.

**FEES and Payment Schedule Details:**

**Course Fees: Rs 60000 +12.36 % Service Tax.**

**Registration Fees: Rs 5000(At a time of joining, after final selection).**

**Student can submit fees in two instalment including service tax within one Month.**

**Mode of Payment- Through Cheque or Cash.**

**\*END\***