


PINE TRAINING ACADEMY



Course Module

YOUR CAREER, OUR PASSION

Address

D-557, Govindpuram,
Ghaziabad, U.P., 201013,
India


+91 9999 0 37484

vaibhav.mishra@pinetrainin
gacademy.com



4/18/2014

FPGA SYSTEM Design FLOW



Highlights

- Digital Logic Fundamental.
- Advanced FPGA architecture & Latest Xilinx Tools Flow like PlanAhead Vivado for Logic Design.
- Hardware Programming Language – VHDL/Verilog.
- Software Programming Language – Xilinx Embedded C.
- Introduction of Xilinx Based Semiconductor Application and detail study.
- Board and Layout Design – Exposure.
- Exposure on MGT, PCI, Ethernet, FIFO.
- Introduction to ZYNQ and Xilinx Tools like Vivado System Edition for Embedded Design.
- Development of FPGA based Signal Processing System Design using Xilinx System Generator.
- Development of FPGA based Communication System Design using Xilinx System Generator.
- Projects.
- Test and Interview Series after completion of every module.
- Visit from Industry.
- Personality Development program and preparation of Interview and Resume.

Main Syllabus

FPGA SYSTEM DESIGN.		
Main Module	FPGA LOGIC System Design.	Duration
Module -1 Digital System Design.	<ul style="list-style-type: none"> ❖ Digital System Design:- <ul style="list-style-type: none"> ● Introduction to Digital System. <ul style="list-style-type: none"> ○ Number System ○ Digital Logic Levels ● Digital Logic Circuits. <ul style="list-style-type: none"> ○ Combinational Logic Circuit. ○ Sequential Logic Circuit. ● Schematics Entry. ● FSM. ● Timing Fundamental. ● Test. 	
Module – 2 VHDL.	<ul style="list-style-type: none"> ❖ Overview of VHDL. <ul style="list-style-type: none"> ● Introduction. ● Code Structure. ● Entity. ● Architecture. ● Predefined Packages. ● Port Declaration. ● Types of Modelling. <ul style="list-style-type: none"> ● Data Flow Modelling. ● Structural Modelling. ● Behavioural Modelling. ● Mixed Modelling. ❖ Basic Language Construct. <ul style="list-style-type: none"> ● Data Objects. ● Data Types. <ul style="list-style-type: none"> ○ Sub-type. ○ Scalar type. ○ Composite Types. ○ Access Types. ○ Incomplete Type. ○ File type. ● Operators. <ul style="list-style-type: none"> ○ Logical Operators. ○ Relational Operators. ○ Arithmetic Operators. ○ Miscellaneous Operators. ❖ Data Flow Modelling. <ul style="list-style-type: none"> ● Concurrent Signal Assignment. 	

	<ul style="list-style-type: none"> • Delta Delay & Multiple drivers. • Conditional signal assignment: When-else etc. • Select signal Assignment: with-select. • Block Statement. • Concurrent Assertion Statement. ❖ Behavioural Modelling. <ul style="list-style-type: none"> • Process Statement. • Variable & Signal Assignment Statement. • Wait, If, Case, Null, Loop, Exit & Next Statement. • Assertion Statement. • Signal Delays. <ul style="list-style-type: none"> ○ Inertial Delay. ○ Transport Delay. • Multiple process & shared variable. ❖ Structural Modelling. <ul style="list-style-type: none"> • Component declaration. • Component Instantiation. • Resolving Signal Values. ❖ Generic & Configurations. <ul style="list-style-type: none"> • Generics. • Configuration. • Configuration Specification. • Configuration Declaration. ❖ Subprograms & Overloading. <ul style="list-style-type: none"> • Subprograms. <ul style="list-style-type: none"> ○ Functions. ○ Procedure. ○ Declarations. • Subprogram Overloading. • Operator Overloading. ❖ Package and Libraries. <ul style="list-style-type: none"> • Package declaration. • Package Body. • Design Libraries. • Design File. • Order of design. ❖ Advanced Features of VHDL. <ul style="list-style-type: none"> • Entity Statement. • Generate Statement. • Aliases. • Type Conversions. • Guarded Signal. 	
--	--	--

	<ul style="list-style-type: none"> • Attributes. <ul style="list-style-type: none"> ○ User Defined Attributes. ○ Pre-Defined Attributes. ❖ Aggregate. ❖ Simulation and Test bench. <ul style="list-style-type: none"> • SDF based simulation. • Writing a Test – bench. ❖ Test and Interview Series. 	
<p>Module – 4 Verilog</p>	<ul style="list-style-type: none"> ❖ Introduction to Verilog course objective. <ul style="list-style-type: none"> • Introduction: Reasons for using the Hardware Language. • Hierarchical Design. • Types of Simulators, Compilation, and Synthesis. ❖ Module <ul style="list-style-type: none"> • Structure of Basic Verilog Program. • Defining Module: Port list, Port modes. • Parameters • Instance Types: - Location ❖ Data Types <ul style="list-style-type: none"> • Value Set. • Types of NET. • Strength. • Types of REG: integer, real, time. • Parameters and Parameters Overriding. • Number Representation. ❖ Data Flow <ul style="list-style-type: none"> • Continuous Assignments. • Implicit Continuous Assignment. ❖ Procedural Blocks <ul style="list-style-type: none"> • Always in Synthesis Writing. • Always in Simulation Writing. • Initial: Structure and Example • Intra Assignments. • Language Statements • If else • Case • Loop(while, repeat, forever, for) 	

	<ul style="list-style-type: none"> • Assign deassign • @, #, \$ • Lexical Conventions <p>❖ Language Operators.</p> <ul style="list-style-type: none"> • Concatenation and Replication. • Case Sensitivity. • Identifiers. • Escape Identifiers. • String. • Comments. • Strings. • Comments <p>❖ State Machines</p> <ul style="list-style-type: none"> • Mealy • Moore. • One Hot <p>❖ Gate Level</p> <ul style="list-style-type: none"> • Primitives in Verilog • Display Messages • Advanced Writing Simulation • Display Messages • Functions and tasks <p>❖ Writing a Test – bench.</p> <p>❖ Test and Interview Series.</p>	
<p>Module -5 Introduction of FPGA and Its Resources.</p>	<p>❖ FPGA: - Xilinx Spartan 6/Virtex 6 Basic FPGA Architecture.</p> <ul style="list-style-type: none"> • CLB architecture. • LUT architecture. • Slices. • Wide Multiplexer. • I/O Bank Structure. • Clock Managers. • CMT/PLL (Virtex 6). • Block RAM Memories. • External Memory Controller Block (Spartan 6). • Configuration. • DSP Slices. • High Speed Transceivers. • PCI Express. • TEMAC 	

	<ul style="list-style-type: none"> • System Monitor. ❖ Exposure of Xilinx Development Board:- <ul style="list-style-type: none"> • Spartan 6 SP601/SP605 <ul style="list-style-type: none"> ➤ Interface :- <ul style="list-style-type: none"> ○ UART. ○ JTAG. ○ FLASH SPI/BPI. ○ DIP Switch. ○ Configuration Mode. ○ LED. ○ LCD. ○ Seven Segment. ○ USB. ○ FMC. ○ Ethernet. ○ PCI. ○ SMA. ○ SFP. • Test and Interview. 	
<p>Module– 6 FPGA Design Flow – ISE Vivado.</p>	<ul style="list-style-type: none"> ❖ Design technique :- <ul style="list-style-type: none"> • Simulation. <ul style="list-style-type: none"> ➤ ISIM. • Synthesis. <ul style="list-style-type: none"> ➤ Pre- Synthesis Simulation. ➤ Post Synthesis Simulation. ➤ Synthesis Technique. ➤ Analysis of Report. • PlanAhead- ISE. <ul style="list-style-type: none"> ➤ UCF- I/O Planning. ➤ Timing Constraint. • Implementation. <ul style="list-style-type: none"> ➤ Translation. <ul style="list-style-type: none"> ○ Post Translation Simulation. ➤ Mapping. <ul style="list-style-type: none"> ○ Post Mapping Simulation. ➤ Placement and Routing. <ul style="list-style-type: none"> ○ Post Placement and Routing Simulation. ➤ Implementation Technique and Analysis of Report at each stage. • Programing. <ul style="list-style-type: none"> ➤ FPGA Programming. ➤ FLASH Programming. 	

	<ul style="list-style-type: none"> ● Project work Continue. ● Test and Interview Series. 	
Module-7 Tools Technique ISE/Vivado.	<ul style="list-style-type: none"> ❖ Understanding and Practical Exposure on Tools:- <ul style="list-style-type: none"> ● Coregen/IP catalogue. ● Chipscope all type. ● PlanAhead. <ul style="list-style-type: none"> ➤ Area Planning. ➤ Floor Planning. ➤ I/O Planning. ● Design Goal and Strategies. ● Smart Guide. ● Timing Analysis. <ul style="list-style-type: none"> ➤ SDC Constraint using Vivado. ● Power Analyzer. ● Smart Xplorer. ● iMPACT. ● Test and Interview Series. 	
Module-8 FPGA Advanced Technology.	<ul style="list-style-type: none"> ❖ Advanced Study on FPGA Technology. <ul style="list-style-type: none"> ● I/O Technology- MGT/Rocket IO. ● Networking-Ethernet. ● Interconnect -PCI. ● General- FIFO, BRAM. ❖ Schematics Design. <ul style="list-style-type: none"> ● Digital and analog design concepts. ● Schematic symbol creation in Orcad. ● Schematic creation and netlisting in Orcad. ● Bill of Materials Creation. ❖ Layout Design <ul style="list-style-type: none"> ● Footprint Creation in Allegro. ● Placement concepts in board. ● Basic routing concepts. ● Constraint management. ● Gerber Creation. 	

	FPGA Embedded System Design	
Module – 9 FPGA Embedded Architecture.	<ul style="list-style-type: none"> ❖ Embedded System. <ul style="list-style-type: none"> • Introduction to Embedded System. • Component of Embedded System. • Embedded Processor. ❖ Embedded Support on FPGA <ul style="list-style-type: none"> • Hard/Soft IPs. • Dedicated hard IPs on FPGA. <ul style="list-style-type: none"> • BRAM, PCI, Ethernet ❖ ZYNQ Architecture. <ul style="list-style-type: none"> • Introduction to ZYNQ. • Programmable Logic. • Programmable System. • ARM Cortex A9 architecture. • PS-PL Inter-connection. ❖ Xilinx Tools for Embedded Design. <ul style="list-style-type: none"> • Embedded Design Flow. • EDK/SDK tool flow. • EDK project creation. • IP Catalogue. • Custom IP integration. ❖ Xilinx C libraries for FPGA. <ul style="list-style-type: none"> • Data types. • Function. • Controls • Loops • Structure & file handling. ❖ Example/exercise on EDK tools flow on SP605. ❖ Test and Interview Series. 	
Module – 10 Embedded System on ZYNQ.	<ul style="list-style-type: none"> ❖ Project Creation in EDK/SDK. ❖ Custom IP and integration lab ❖ Device Drivers. ❖ Example/Exercise on ZYNQ – ZED Board and AVNET ZYNQ Development board Z7010. 	

	FPGA DSP System Design	
Module –11 Introduction to DSP Tools and Data Types.	<ul style="list-style-type: none"> ● Introduction of Matlab and Simulink. ● FPGAs for DSP. ● Introduction to System Generator. ● Simulink Basics. ● Arithmetic Operations. ● Fixed Point Format-Signed and Unsigned (with or without binary point). ● Gateway In & Out. ● Saturation and Wrap in fixed point numbers. ● Applications of Round and Truncate in fixed point while arithmetic operations. ● Hardware Cost of Saturation, Wrap, Round and Truncation. ● Addition, Subtraction, Multiplication, Division, Scaling and Shifting. ● Complex arithmetic- Complex multiplication, conjugate etc. ● Test and Interview Series. 	
Module –12 Block sets Library	<ul style="list-style-type: none"> ● Library Overview ● Use of blocks available inside Xilinx Block sets' Library- Basic blocks. ● Handshaking blocks- FIFO, BLOCK RAM etc. ● Signal Processing Blocks- FFT, FIR etc. ● Data storing blocks- ROM. ● Black Box- HDL import. ● CORDIC ● Arithmetic Functions in Circular Co-ordinates. ● Implementations. ● CORDIC Compiler. ● Test and Interview Series. 	
Module –13 Single Rate & Multi-Rate Filtering	<ul style="list-style-type: none"> ● FIR & IIR Filtering ● Sampling, Sub-Sampling, Nyquist-Criterion, Mixing, Quadrature Modulator &I-Q. ● Single Rate and Multi-Rate Filters, MAC filters. ● Interpolation and Decimation. 	

	<ul style="list-style-type: none"> • Difference between Up sampling, Interpolation, Down sampling and Decimation. • Half- Band Filters and its implementation. • Interpolation FIR filter and its implementation using FDA Tool. • Decimation FIR Filter- with various windowing techniques and its implementation using FDA Tool. • Poly-Phase Filters. • IIR Filter and its implementation using FDA Tool. • Effects of Quantization and importance of ENOB. • LOW PASS CASCADED INTEGRATED COMB (CIC) FILTERS. • Brief Overview of Decimation and Interpolation. • CIC Filters Theory and its Construction. • Interpolation and Decimation with CIC. • CIC Compiler. • Compensation FIR Filter. • Test and Interview Series. 	
<p>Module -14 Signal Generation within FPGA.</p>	<ul style="list-style-type: none"> • NUMERICALLY CONTROLLED OSCILLATOR (NCO). • Look Up Table Technique. • DDS Compiler and Phase Truncation techniques. • Sine wave generation using DDS Compiler. • Applications. • Test and Interview Series. 	
<p>Module –15 MODEM DESIGN USING DSP.</p>	<ul style="list-style-type: none"> • INTRODUCTION TO ANALOG AND DIGITAL COMMUNICATION. • Analog modulation schemes. • Analog Transmitter- AM-SSB/AM-DSB/FM. • Analog Receiver- AM-SSB/AM-DSB/FM. • Basic Modulation Schemes like PSK, FSK, QAM, OFDM etc. • PSK based Modulator. • Pulse Shaping and Matched Filtering and its implementation. • PSK based Demodulator. 	

	<ul style="list-style-type: none"> • Communication Link. • Channels and Channel Equalization. • Eb/No Vs BER plots for PSK schemes. • Test and Interview Series. 	
Module –16 DIGITAL UPCONVERSION & DOWNCONVERSION.	<ul style="list-style-type: none"> • DUC & DDC DESIGN IN SYSTEM GENERATOR. • Digital Up Convertors and Digital Down Convertors. • Implementation Using either FIR filters or CIC filters, • SNR improvement in DDC. • Test and Interview Series. 	
Module –17 HARDWARE CO-SIM.	<ul style="list-style-type: none"> • HARDWARE CO-SIM & USE OF CHIPSCOPE ANALYZER. • Analyze Design using Timing and Power Report. • Creating HDL. • Creating NGC. • Creating Bit stream. • Analyze Complete Design using CHIPSCOPE ANALYZER. • Hardware Co-Simulations. • Test and Interview Series. 	
Module – 18 Working on Linux or UNIX Environment	❖ UNIX <ul style="list-style-type: none"> • Basic of UNIX, how different from Windows. • Introduction of SHELL. • File and Directories. • Home Directories Introduction and .cshrc file formation. • Basic Commands-cp,mv,rm,touch,which, mkdir,cat • UNIX sed , cut ,awk,grep (regex),tr commands. • BASH shell scripting, usage of loops, arguments, array. 	
Module – 19 TCL	❖ TCL :The command and topics covered in Tcl are <ul style="list-style-type: none"> • Set • Puts • String cmd & its various options <ul style="list-style-type: none"> 3.1 compare 3.2 equal 3.3 first 3.4 last 	

	<p>3.5 index</p> <p>3.6 is class</p> <p>3.7 length</p> <p>3.8 map</p> <p>3.9 match</p> <p>3.10 range</p> <p>3.11 repeat</p> <p>3.12 replace</p> <p>3.13 reverse</p> <p>3.14 tolower</p> <p>3.15 toupper</p> <p>3.16 totitle</p> <p>3.17 trim</p> <p>3.18 trimleft</p> <p>3.19 trimright</p> <p>3.20 wordstart</p> <p>3.12 wordend</p> <ul style="list-style-type: none"> • List and its various options <p>4.1 lappend</p> <p>4.2 lindex</p> <p>4.3 linsert</p> <p>4.4 llength</p> <p>4.5 lmap</p> <p>4.6 lrange</p> <p>4.7 lrepeat</p> <p>4.8 lreplace</p> <p>4.9 lreverse</p> <p>4.10 lsearch</p> <p>4.11 lset</p> <p>4.12 lsort</p> <ul style="list-style-type: none"> • Concat • Format • Scan • Glob • Global • Incr • Expr • Join • Split • foreach loop • If loop • for loop • switch 	
--	--	--

	<ul style="list-style-type: none">• while loop• catch• clock• regexp• regrab• Tcl procedures- return,non return, args,optional arguments etc.• file handling:- open & close• file command and its various options• argc,argv,argv0• arrays• upvar• after• Namespaces• Source• Unset• Exec• Exit• Flush• Time• Break• Continue• Read <p>❖ Test and Interview.</p>	
--	---	--