


# PINE TRAINING ACADEMY



## Course Module

YOUR CAREER, OUR PASSION

10 Month Certified Course in ASIC  
Design (Analog LAYOUT).

### Address

D-557, Govindpuram,  
Ghaziabad, U.P.,  
201013, India

+91 9999 0 37484


vaibhava.mishra@pinetr  
ainingacademy.com

8/15/2014



Pine Training Academy

## CUSTOM IC FLOW



## **Highlights**

- Digital Logic Fundamental like Basic and Advanced Digital.
- Brief study of FSM and TIMING.
- Basic FPGA Architecture.
- Xilinx Tools Flow like PlanAhead Vivado for Logic Design.
- Hardware Programming Language –Verilog.
- Basic Knowledge of Synthesis, Implementation and Optimization.
- Working knowledge of UNIX Shell and TCL Scripting Language.
- Study of two stage OPAMP.
- Introduction of custom IC layout.
- Fundamental of CMOS Theory, IC Layout , standard cell , Analog
- Introduction to standard cell layout like inverter gate and universal layout.
- Working knowledge of verification like DRC, LVS.
- Industrial Projects.
- Test and Interview Series after completion of every module.
- Visit from Industry.
- Personality Development program and preparation of Interview and Resume.

ASIC Design (Analog LAYOUT)		
Main Module	FPGA LOGIC System Design using Verilog	Duration
Module -1 Digital System Design.	<ul style="list-style-type: none"> <li>❖ Digital System Design:-               <ul style="list-style-type: none"> <li>● Introduction to Digital System.                   <ul style="list-style-type: none"> <li>○ Number System</li> <li>○ Digital Logic Levels</li> </ul> </li> <li>● Digital Logic Circuits.                   <ul style="list-style-type: none"> <li>○ Combinational Logic Circuit.</li> <li>○ Sequential Logic Circuit.</li> </ul> </li> <li>● Schematics Entry.</li> <li>● FSM.</li> <li>● Timing Fundamental.</li> <li>● Assignment of Industrial Project.</li> <li>● Test and Interview Series.</li> </ul> </li> </ul>	
Module – 2 UNIX	<ul style="list-style-type: none"> <li>❖ UNIX               <ul style="list-style-type: none"> <li>● Basic of UNIX, how different from Windows.</li> <li>● Introduction of SHELL.</li> <li>● File and Directories.</li> <li>● Home Directories Introduction and .cshrc file formation.</li> <li>● Basic Commands-cp,mv,rm,touch,which, mkdir,cat</li> <li>● UNIX sed , cut ,awk,grep (regex),tr commands.</li> <li>● BASH shell scripting, usage of loops, arguments, array.</li> </ul> </li> </ul>	
Module – 3 TCL	<ul style="list-style-type: none"> <li>❖ TCL :The command and topics covered in Tcl are               <ul style="list-style-type: none"> <li>● Set</li> <li>● Puts</li> <li>● String cmd &amp; its various options                   <ul style="list-style-type: none"> <li>3.1 compare</li> <li>3.2 equal</li> <li>3.3 first</li> <li>3.4 last</li> <li>3.5 index</li> <li>3.6 is class</li> <li>3.7 length</li> <li>3.8 map</li> <li>3.9 match</li> <li>3.10 range</li> <li>3.11 repeat</li> <li>3.12 replace</li> </ul> </li> </ul> </li> </ul>	

	<p>3.13 reverse</p> <p>3.14 tolower</p> <p>3.15 toupper</p> <p>3.16 totitle</p> <p>3.17 trim</p> <p>3.18 trimleft</p> <p>3.19 trimright</p> <p>3.20 wordstart</p> <p>3.12 wordend</p> <ul style="list-style-type: none"> <li>• List and its various options</li> </ul> <p>4.1 lappend</p> <p>4.2 lindex</p> <p>4.3 linsert</p> <p>4.4 llength</p> <p>4.5 lmap</p> <p>4.6 lrange</p> <p>4.7 lrepeat</p> <p>4.8 lreplace</p> <p>4.9 lreverse</p> <p>4.10 lsearch</p> <p>4.11 lset</p> <p>4.12 lsort</p> <ul style="list-style-type: none"> <li>• Concat</li> <li>• Format</li> <li>• Scan</li> <li>• Glob</li> <li>• Global</li> <li>• Incr</li> <li>• Expr</li> <li>• Join</li> <li>• Split</li> <li>• foreach loop</li> <li>• If loop</li> <li>• for loop</li> <li>• switch</li> <li>• while loop</li> <li>• catch</li> <li>• clock</li> <li>• regexp</li> <li>• regsub</li> <li>• Tcl procedures- return,non return, args,optional</li> </ul>	
--	--	--

	<ul style="list-style-type: none"> <li>arguments etc.</li> <li>• file handling:- open &amp; close</li> <li>• file command and its various options</li> <li>• argc,argv,argv0</li> <li>• arrays</li> <li>• upvar</li> <li>• after</li> <li>• Namespaces</li> <li>• Source</li> <li>• Unset</li> <li>• Exec</li> <li>• Exit</li> <li>• Flush</li> <li>• Time</li> <li>• Break</li> <li>• Continue</li> <li>• Read</li> </ul> <p>❖ Test and Interview.</p>	
<p><b>Module -4</b> Introduction of FPGA and Its Resources.</p>	<p>❖ <b>FPGA:</b> - Xilinx Spartan 6/Virtex 6 Basic FPGA Architecture and detail discussion of Components and implementation on project.</p>	
<p><b>Module – 5</b> Verilog</p>	<p>❖ <b>Introduction to Verilog course objective.</b></p> <ul style="list-style-type: none"> <li>• Introduction: Reasons for using the Hardware Language.</li> <li>• Hierarchical Design.</li> <li>• Types of Simulators, Compilation, and Synthesis.</li> </ul> <p>❖ <b>Module</b></p> <ul style="list-style-type: none"> <li>• Structure of Basic Verilog Program.</li> <li>• Defining Module: Port list, Port modes.</li> <li>• Parameters</li> <li>• Instance Types: - Location</li> </ul> <p>❖ <b>Data Types</b></p> <ul style="list-style-type: none"> <li>• Value Set.</li> <li>• Types of NET.</li> <li>• Strength.</li> </ul>	

- Types of REG: integer, real, time.
- Parameters and Parameters Overriding.
- Number Representation.

❖ **Data Flow**

- Continuous Assignments.
- Implicit Continuous Assignment.

❖ **Procedural Blocks**

- Always in Synthesis Writing.
- Always in Simulation Writing.
- Initial: Structure and Example
- Intra Assignments.
- Language Statements
- If else
- Case
- Loop(while, repeat, forever, for)
- Assign de-assign
- @, #, \$
- Lexical Conventions

❖ **Language Operators.**

- Concatenation and Replication.
- Case Sensitivity.
- Identifiers.
- Escape Identifiers.
- String.
- Comments.
- Strings.
- Comments

❖ **State Machines**

- Mealy
- Moore.
- One Hot

❖ **Gate Level**

- Primitives in Verilog
- Display Messages
- Advanced Writing Simulation
- Display Messages

	<ul style="list-style-type: none"> <li>• Functions and tasks</li> <li>❖ Writing a Test – bench.</li> <li>❖ Test and Interview Series.</li> </ul>	
<b>Module– 6</b> FPGA Design Flow	❖ Design technique :- <ul style="list-style-type: none"> <li>• Simulation. <ul style="list-style-type: none"> <li>➤ ISIM.</li> </ul> </li> <li>• Synthesis. <ul style="list-style-type: none"> <li>➤ Pre- Synthesis Simulation.</li> <li>➤ Post Synthesis Simulation.</li> <li>➤ Synthesis Technique.</li> <li>➤ Analysis of Report.</li> </ul> </li> </ul>	
<b>Module -7</b> <b>Schematic</b> <b>Design</b>	<ol style="list-style-type: none"> <li>1. Basic concepts <ol style="list-style-type: none"> <li>1.1 Introduction to R, C, L circuits</li> <li>1.2 current and voltage sources</li> <li>1.3 introductions to simulation environment and various types of analysis.</li> </ol> </li>   <li>2. 2. Introduction to MOSFET device physics <ol style="list-style-type: none"> <li>2.1 MOSFET operation</li> <li>2.2 input and output characteristics</li> <li>2.3 regions of operation - linear, saturation, sub threshold region</li> <li>2.4 MOSFET small signal model</li> </ol> </li>   <li>3. 3 Single stage amplifiers <ol style="list-style-type: none"> <li>3.1 common source,</li> <li>3.2 common gate,</li> <li>3.3 source follower</li> <li>3.4 source degeneration</li> </ol> </li>   <li>4. Operational amplifiers <ol style="list-style-type: none"> <li>4.1 Basic current mirror</li> </ol> </li> </ol>	



	<p>4.2 cascode current mirror  4.3 Single stage differential amplifier  4.4 Two stage op amp  4.5 Frequency response  4.6 Compensation techniques</p> <p>Extra useful topics  1. Simplified CMOS inverter characteristics  2. Flip flop setup/hold explanation  3. Different types of Devices available in silicon technologies</p>	
	<b>CUSTOM IC LAYOUT</b>	
<b>Module – 8</b> Beginner Custom IC Layouts.	<ul style="list-style-type: none"> <li>❖ Introduction of R, L, C, Diode, bipolar, MOS.</li> <li>❖ Basic CMOS theory (layout of p/n mos).</li> <li>❖ Basic IC Fabrication steps.</li> <li>❖ Basic concept of Standard cell/ Analog/IO layout.</li> <li>❖ Brief introduction of Full chip Layout Blocks eg. I/O, memory etc.</li> <li>❖ Layout of max possible components used in IC Design eg R, C, Diode, CMOS etc.</li> <li>❖ Test and Interview.</li> </ul>	
<b>Module – 9</b> Intermediate Custom IC LAYOUT	<ul style="list-style-type: none"> <li>❖ Standard cell layout concept and industry level discussion on it <ul style="list-style-type: none"> <li>• Grid/Track Calculation</li> <li>• Half Design Rule</li> <li>• Tap or Tapeless Architecture and sharing concept</li> <li>• Inverter and universal gates layout (Standard cell layout)</li> </ul> </li> <li>❖ Test and Interview.</li> </ul>	
<b>Module – 10</b> EXPERT- Custom IC Layout	<ul style="list-style-type: none"> <li>❖ Analog layout concept and industry level discussion on various topics related to analog layout <ul style="list-style-type: none"> <li>• Inverter and universal gates layout (analog layout)</li> <li>• Folding, fingering</li> <li>• Latch Up</li> <li>• Electro Migration</li> <li>• Matching (Current Mirror and Diff Amp layout)</li> <li>• Antenna</li> <li>• Static/Active Shielding</li> </ul> </li> </ul>	

	<ul style="list-style-type: none"><li>• IR drop</li><li>• Double Patterning (LELE, LFLE, SADP)</li><li>• Via Redundancy</li><li>• Density and Tiling</li><li>• Isolated Pwell (DNW)</li><li>• Physical Verification eg. DRC/LVS/DFM etc.</li><li>• DRM</li><li>• ERC and Soft Check</li></ul> <p>❖ Test and Interview.</p>	
--	--	--