PINE TRAINING ACADEMY



Course Module

YOU'RE CARRIER, OUR PASSION

Summer Training Program on FPGA Logic System Design Using VERILOG.

Address

D-557, Govindpuram, Ghaziabad, U.P., 201013, India

+91 9999 0 37484

vaibhav.mishra@pinetrainin gacademy.com



4/18/2014

| Summer Training Program on FPGA Logic System Design using VHDL. | | | |
|---|--|--------------------|--|
| Module | Detailed Syllabus | Duration | |
| Module1 Introduction. Module 2 | Introduction to Pine Training Academy. Introduction of Semiconductor Industry. Introduction of VLSI- ASIC & FPGA FLOW. Study/Revision of Digital System Design. Schematics Entry – Practical on ISE/VIVADO. XILINX FPGA and CPLD Introduction. | Week 1. Week 1. | |
| FPGA/CPLD: - FPGA Device and FPGA Design Flow. | Feature. Architecture. Packaging. CLB Overview. SLICE LOGIC Cell LUT Carry and Control Logic. IOB. RAM BLOCK. Multiplier. Memory. DCM. FPGA Nomenclature. Written test on Module 2. Project Assignment and Project Study: - Industrial Project uses Verilog and Implementation on FPGA. | | |
| Module 3 HDL- Verilog and Simulation Lab. | Introduction :- The scope and application of Verilog. Design and tool flow. Types of compilation, Simulation and Synthesis on FPGAs. Module:- Structure of basic Verilog program. Basic elements of Verilog:-Defining Modules: ports lists, port modes, parameters, Instance type. | Week 2, 3 and 4. | |

| Language Elements:- | |
|---|--|
| > Identifiers, Comments, Compiler | |
| Directives. | |
| ➢ Value Set: integers, real's, strings. | |
| ➤ Data Type: net, vectored, scalar and | |
| registers. | |
| • Expressions:- | |
| Arithmetic operator. | |
| Logical operator. | |
| Relational operators. | |
| Miscellaneous operators. | |
| Modelling:- | |
| Gate Level Modelling. | |
| > UDP. | |
| Data Flow Modelling. | |
| Behavioural Modelling:- Procedural | |
| Constructs, Timing Controls, Block | |
| Statement, Procedural assignment, | |
| conditional statement, loop, cases, | |
| procedural continuous assignment. | |
| Structural Modelling | |
| Example Designs:- | |
| Combinational Design. | |
| Sequential Design. | |
| • FSM Synthesis :- | |
| > Verilog coding styles for FSMs. | |
| State encoding, Unreachable states | |
| and input hazards. | |
| Memories:- | |
| Array types. | |
| Modelling memories. | |
| Implementing ROMS & RAMS. | |
| Advanced verilog:- Sustam Task | |
| System Task. Eunction | |
| FullCuoll. Tast banches | |
| rest benefics. verification | |
| Industrial Project: Discussion of project | |
| start from 1st week and daily 1 hr | |
| discussion on project with student | |
| Written Test on HDL-VHDL | |
| Project Work (Continue in every week) | |
| - Hojeet work (Continue in every week). | |

PINE TRAINING ACADEMY-"YOUR CARRIER, OUR PASSION".

| Module 4 | • Synthesis. | Week 5. |
|----------------|---|---------|
| FPGA Design | Pre- Synthesis Simulation. | |
| Flow and Study | Post Synthesis Simulation. | |
| of FPGA | Synthesis Technique. | |
| Development | Analysis of Report. | |
| board. | • Plan A head- ISE | |
| | | |
| | Implementation | |
| | Translation | |
| | Post Translation Simulation | |
| | Verning | |
| | Mapping. Dest Mapping Simulation | |
| | Discomment and Deuting | |
| | Placement and Routing. | |
| | O Post Placement and Routing | |
| | Simulation. | |
| | > Implementation Technique and | |
| | Analysis of Report at each stage. | |
| | • Programing. | |
| | FPGA Programming. | |
| | FLASH Programming. | |
| | • Project work Continue. | |
| | • Written test on Module 4. | |
| Module 5. | • Study of Xilinx Spartan 6 SP605 /SP601 | Week 6. |
| Development | Development Board. | |
| Board- Xilinx. | Study of Interface. | |
| | o LED. | |
| | o Switch. | |
| | • Button. | |
| | o DIP. | |
| | o FLASH. | |
| | o UART. | |
| | • Completion of Project, Viva and Hanover | |
| | of Certificate. | |
| ~ 0.2 | | |
| | | |
| | | |
| | | |
| | | |

Batch Start: 2nd week of June, 2014.

Batch Size: 20 seats.

Duration: 4-6 week, 6-8 hrs. Per day***.

Eligibility Criteria:

1. B.E. or B. Tech with Average 60 % from E & C, E & I, E & E, Computer Science .

Perquisite:-

1. Knowledge of Advanced and Basic Digital System.

Required:-

LAPTOP: – With Minimum Configuration DUAL CORE or i3 or i5 Processor, 2/4 GB DDR3, 500 HDD with window XP or Window 7.

FEES and Payment Schedule Details: Course Fees: Rs 5000 +12.36 % Service Tax. Registration Fees: Rs 500.

Mode of Payment- Through Cheque or Cash.

END