

	Physical Design
<b>Main Module</b>	
<b>Module – 1 UNIX</b>	<ul style="list-style-type: none"> <li>❖ UNIX                             <ul style="list-style-type: none"> <li>• Basics of UNIX, how different from Windows.</li> <li>• File and Directories.</li> <li>• Home Directories Introduction and .cshrc file formation.</li> <li>• Basic Commands-cp,mv,rm,touch,which, mkdir,cat</li> <li>• UNIX sed, cut, awk, grep (regex),tr commands.</li> <li>• BASH shell scripting, usage of loops, arguments, array.</li> <li>• Test and Interview Series</li> </ul> </li> </ul>
<b>Module -2 Introduction of IC Design Flow</b>	<ul style="list-style-type: none"> <li>❖ Understanding of ASIC design flow and it's all stages along with inputs and outputs and all checks.</li> <li>❖ Understanding of FPGA Vs ASIC design flow.</li> <li>❖ Test and Interview Series</li> </ul>
<b>Module – 3 CMOS fundamentals</b>	<ul style="list-style-type: none"> <li>❖ Introduction of MOSFET and its functioning.</li> <li>❖ Basic principle and characteristics of CMOS</li> <li>❖ Implementations of digital circuits using CMOS.</li> <li>❖ Different types of Basics gates used in ASIC design.</li> <li>❖ Test and Interview Series.</li> </ul>
<b>Module– 4 Data Types &amp; Flow Basics</b>	<ul style="list-style-type: none"> <li>❖ Understanding of different data types                             <ul style="list-style-type: none"> <li>○ LEF</li> <li>○ Libs</li> <li>○ DEF</li> <li>○ SPEF</li> <li>○ Netlist</li> <li>○ SDC</li> </ul> </li> <li>❖ Different types of PVT conditions</li> <li>❖ Understanding of Netlist to GDS flow                             <ul style="list-style-type: none"> <li>○ Floor planning</li> <li>○ Power planning</li> <li>○ Placement</li> <li>○ CTS</li> <li>○ Routing</li> </ul> </li> <li>❖ Test and Interview Series</li> </ul>

<p><b>Module -5 Floorplanning</b></p> <p><b>Power Planning</b></p>	<ol style="list-style-type: none"> <li>1. What is floorplanning</li> <li>2. Objective of floorplanning</li> <li>3. Inputs and outputs of floorplanning</li> <li>4. What is core and die.</li> <li>5. Die size estimation, design utilization and aspect Ratio.</li> <li>6. IO placement</li> <li>7. Macro Placement</li> <li>8. Different types of Physical cells</li> <li>9. Different types of Blockages</li> <li>10.Channel estimation between two macros.</li> <li>11.Challenges of floorplanning</li> </ol> <ol style="list-style-type: none"> <li>12.What is power analysis</li> <li>13.IR and EM analysis</li> <li>14.P/G grid distribution</li> <li>15.Why worry about voltage drop</li> </ol> <p style="text-align: center;">❖ Test and Interview Series</p>
<p><b>Module – 6 Placement</b></p>	<ul style="list-style-type: none"> <li>❖ What and why placement</li> <li>❖ Goals of Placement</li> <li>❖ What is standard cells</li> <li>❖ Types of placement strategies</li> <li>❖ Placement optimization techniques</li> <li>❖ Understanding of timing constraints</li> <li>❖ Cell and nets delay calculation</li> <li>❖ Congestion and how to analyse and deal with it</li> <li>❖ Different types of Vt cells</li> <li>❖ Real Design Placement challenges</li> <li>❖ Test and Interview.</li> </ul>
<p><b>Module – 7 Clock Tree Synthesis</b></p>	<ul style="list-style-type: none"> <li>❖ What is CTS and why we need it</li> <li>❖ Goal of CTS</li> <li>❖ Input and output of CTS stage</li> <li>❖ Different terminologies of CTS like , <ul style="list-style-type: none"> <li>○ Skew</li> <li>○ Clock latency and network latency</li> <li>○ Clock transition</li> <li>○ clock jitter</li> <li>○ clock uncertainty</li> </ul> </li> <li>❖ CTS constraints and specifications</li> </ul>

	<ul style="list-style-type: none"> <li>❖ CTS strategies and techniques</li> <li>❖ Understanding of CCOPT</li> <li>❖ CTS challenges</li> <li>❖ Test and Interview.</li> </ul>
<b>Module – 8 Routing</b>	<ul style="list-style-type: none"> <li>❖ What is Routing and why should we need it.</li> <li>❖ Goals of Routing</li> <li>❖ Input and output of routing stage</li> <li>❖ HVH and VHV models</li> <li>❖ Routing operations <ul style="list-style-type: none"> <li>○ Global Routing</li> <li>○ Track Assignment</li> <li>○ Detail Routing</li> <li>○ Search and Repair</li> </ul> </li> <li>❖ Routing challenges</li> <li>❖ Types of DRC and how to clean it</li> <li>❖ Test and Interview.</li> </ul>
<b>Module -9 STA fundamentals</b>	<ul style="list-style-type: none"> <li>❖ What is STA and why we need to do STA in the flow</li> <li>❖ Different types of STA terminologies</li> <li>❖ What is Setup and Hold time</li> <li>❖ Setup and hold time calculation with examples</li> <li>❖ Different techniques used to fix setup and hold issue in the different stages.</li> <li>❖ Test and Interview Series</li> </ul>
<b>Module -10 Signoff</b>	<ul style="list-style-type: none"> <li>❖ Different types of physical verification check including <ul style="list-style-type: none"> <li>○ DRC check</li> <li>○ LVS check</li> <li>○ Antenna check</li> <li>○ CDM check</li> <li>○ ERC checks</li> <li>○ DRC checks</li> <li>○ Timing closure</li> </ul> </li> <li>❖ RC extraction</li> <li>❖ ECO</li> <li>❖ Test and Interview Series</li> </ul>